Questions
6 questions
Difficulty
Medium
Importance
High yield for HPCL/NTPC
Overview
Microprocessors and Embedded Systems represent the core of digital control applications in industrial automation, which is critical for PSU exams like NTPC and BHEL. Mastery of the 8051 architecture, peripheral interfacing, and communication protocols is essential to solve analytical MCQs focused on system design constraints.
8051 Architecture and Memory
The 8051 microcontroller is a Harvard architecture device that separates program and data memory spaces. PSUs frequently test the register banks, internal RAM addressing, and memory mapping limitations.
- 8-bit CPU with 4KB internal ROM and 128 bytes of RAM
- Four 8-bit ports (P0-P3) totaling 32 I/O lines
- Register banks are located in the first 32 bytes of RAM
- Harvard architecture utilizes separate buses for program and data
- Baud rate is generated by Timer 1 in Mode 2
Timers, Interrupts, and Serial Communication
Timers provide time delays and event counting, while interrupts allow the processor to handle asynchronous events. Serial protocols like UART, SPI, and I2C are core to data transmission efficiency in embedded hardware.
- UART is asynchronous; SPI and I2C are synchronous
- I2C uses two wires: SDA and SCL with addressing
- SPI is full-duplex with a Master-Slave architecture
- 8051 has 5 interrupt sources: INT0, INT1, TF0, TF1, RI/TI
- Timer Mode 2 is an 8-bit auto-reload mode
ARM Architecture Basics
ARM (Advanced RISC Machine) architecture is the industry standard for embedded systems due to its power efficiency and high performance. Aspirants should focus on the RISC load/store architecture and the concept of pipeline stages.
- Uses Load/Store architecture where ALU operations apply only to registers
- Thumb instruction set is a 16-bit compressed version of ARM instructions
- Features a large register file (usually 37 registers)
- Pipeline depth varies by processor generation (e.g., ARM7 has 3 stages)
Embedded C and RTOS Concepts
Embedded C requires low-level hardware control using pointers and bitwise operators. Understanding RTOS basics like task scheduling and deadlocks is vital for modern software-centric PSU roles.
- Use of 'volatile' keyword to prevent compiler optimization
- Bitwise masking to toggle specific port pins
- Priority Inversion occurs when a low-priority task holds a resource needed by a high-priority task
- Preemptive scheduling switches tasks based on priority levels
Exam Tip
Memorize the bit-level functions of TMOD, TCON, and IE registers, as they appear in almost every logic-based question.
Common Mistakes
- Confusing the memory limits of the 8051 internal ROM versus external addressing capabilities.
- Neglecting to account for baud rate calculations or prescaler values in timer configurations.
- Misidentifying the number of wires or communication modes (half/full duplex) in SPI versus I2C.
More Revision Notes
Ready to test yourself?
Play topic-wise Microprocessors & Embedded Systems questions in Aspirant Arcade — gamified MCQ practice.
Download Free